Open and Closed Issues for TASKING VX-toolset for RISC-V v1.2r1HomeLogin

Open Issues

This is a list of currently open issues for the TASKING VX-toolset for RISC-V v1.2r1. The list may include issues found in later releases, whether such issues also appear in this releasehas not always been verified yet. See below for the list of closed issues. The list of fixed issues for v1.2r1 is included in the release notes of the product.

Problems

IDSummary
RISCV-92 Interrupt handlers do not always save and restore x5 when they should
RISCV-100 Storing the address of a static local variable in another can lead to incorrect optimizations
RISCV-101 If a function call has sibling expressions, loads can be incorrectly reordered
RISCV-103 C compiler error S900 internal consistency check failed
RISCV-104 Storing 24-bit structures may overwrite 32 bits of memory
RISCV-105 Signed long long multiplications can be miscompiled
RISCV-106 Option --tune=arcv-rhx100 produces incorrect code
RISCV-113 Option --tune=arcv-rhx100 produces incorrect code
RISCV-115 Incorrect translation of code with loops
RISCV-119 Function call relaxation may break code alignment
RISCV-131 Erroneous code generated for a use case including a ternary expression
RISCV-133 Shrink wrapper may break interrupt handlers
RISCV-135 Struct fields may get overwritten when assigning to fields in nested structs
RISCV-140 Conditionally executed & or &= operator generates incorrect code with Zicond extension
RISCV-142 Compiler produces incorrect code for a vararg function when parameter is a struct
RISCV-151 RISC-V: Wrong instruction fusion for GP relative loads

Closed Issues

This is a list of issues that have been closed with a resolution other than fixed. This list contains issues that will not be fixed, issues that appeared to be not a problem and/or issues that could not be reproduced. The list of fixed issues for v1.2r1 is not shown here, it is included in the release notes of the product.

Table of Contents